Abstract-Traditionally, chaotic systems are built on the domain of infinite precision in mathematics. However, the quantization is inevitable for any digital devices, which causes dynamical degradation. To cope with this problem, many methods were proposed, such as perturbing chaotic states and cascading multiple chaotic systems. This paper aims at developing a novel methodology to design the higher-dimensional digital chaotic systems (HDDCS) in the domain of finite precision. The proposed system is based on the chaos generation strategy controlled by random sequences. It is proven to satisfy the Devaneys definition of chaos. Also, we calculate the Lyapunov exponents for HDDCS. The application of HDDCS in image encryption is demonstrated via FPGA platform. As each operation of HDDCS is executed in the same fixed precision, no quantization loss occurs. Therefore, it provides a perfect solution to the dynamical degradation of digital chaos.
. So, designing chaos-based encryption schemes emerged as a new research direction to reinforce information security of data sent through the Internet [5] , [6] , [7] , [8] , [9] . However, any digital chaotic system implemented in finiteprecision devices definitely degrade of various extents [10] , [11] , which may cause serious security flaws [12] , [13] , [14] . Multiplication, division, and other linear/nonlinear operations of real numbers may incur error by rounding, quantization and/or overflow, which may further result in large differences between theoretical chaotic orbits and actual ones [15] , [16] . To counteract such degradation, many methods were proposed, such as perturbing chaotic states [17] , [18] , perturbing control parameter [19] , [20] , [21] , or cascading two and more chaotic maps [22] , [23] , [24] . Recently, Deng and Hu showed that phase space of chaotic system must not be implemented in infinite precision, i.e., the definitions of chaos, like Devaney's chaos, are compatible with domain of finite precision [14] .
Some works were done to disclose degradation characteristic of some simple digital domain chaotic maps, such as Logistic map [25] and piecewise linear chaotic map [26] . But, there is still lack of systematic theory to rigorously analyze and overcome degradation caused by finite precision effects. In 2010, Bahi et al. proposed an 1-D integer domain chaotic system (IDCS) designated as Chaotic Iterations (CI) system [27] . The CI system receives one or two random stream(s) as input and mixes them with chaotic iterations, where the involved mixture function is only bitwise OR operation. It was theoretically proven that the proposed systems satisfy the Devaney's definition of chaos given in [28] . Since the systems run on finite sets of integer domains, the above problem caused by finite-precision disappears. As there is no any transformation from real numbers to binary sequences, CI system can be considered as one of the most effective solutions for solving the degradation problem of digital chaotic systems.
In [29] , a mark sequence was applied to avoid wasteful duplication of values, leading to an obvious speed improvement. In [30] , chaotic combination of two input entropic streams has solved flaws exhibited in the system designed in [29] . The chaos generation strategy was implemented in [31] , [32] , [33] , through a sample-hold circuit and a decoder circuit so as to convert the uniform noise signal into a random sequence. The second chaos generation strategy named chaotic bitwise dynamical system (CBDS) was proposed in [34] . All the previous related works deal with 1-D chaotic maps, the counterexamples in higher-dimensional domain and their dynamical properties are still unknown to date.
In this paper, we study the general problem of constructing higher-dimensional digital chaotic system (HDDCS) in digital devices with finite precision, and establish general framework of composing HDDCS. We demonstrate that the associated state network of HDDCS is strongly connected, and then further prove that HDDCS satisfies the Devaney's definition of chaos in the domain of finite precision. In addition, Lyapunov exponents for such a HDDCS are also given, and FPGA-based implementations are then provided to show the potential application of HDDCS in the digital world. The basic advantage and practical benefits of the proposed approach is that the chaos satisfying Devaney's definition can be generated in the real digital devices by means of the chaos generation strategy controlled by random sequences.
The remainder of this paper is organized as follows. The description of HDDCS is given in Sec. II, while proof of its chaos properties is provided in Sec. III. The Lyapunov exponents of HDDCS are calculated in Sec. IV. Section V presents application of HDDCS in image encryption with FPGA implementation. The last section concludes the paper.
II. DESIGN OF HDDCS

A. Description of HDDCS
The general form of iterative equation for m-dimensional digital system with N -bit fixed precision is
can be represented as the following binary form: 
and P + Q = N .
Set the general expression of m one-sided infinite random sequences as
Likewise, each random number of these m sequences is expressed in binary form as
. . , 0, −1, −2, . . . , −Q}, s n j , u n j , and v n j are the j-th bit of the binary form of s n , u n , and v n , respectively. Note that the range of random numbers satisfy s n , u n , . . . , v n ∈ [0, 2 P − 2 −Q ] due to limited accuracy of N -bit representation.
Through the iterative update mechanism controlled by random sequences, the general form of m-dimensional digital chaotic system (m-D DCS) is
, . . . , x n−1 m ) i denote the i-th component of the iterative function, where i = P − 1, P − 2, . . . , 0, −1, −2, . . . , −Q.
In Eq. (3), we define chaos generation strategy controlled by random sequences for HDDCS as
where j = P − 1, P − 2, . . . , 0, −1, −2, . . . , −Q.
Then, Eq. (3) is further expressed as the following general form:
. . .
where the operators "·", "(·)", and "+" denote bitwise AND, bitwise NOT (negation), and bitwise OR, respectively.
Let us define E as the set of points E of form ((s, u, . . . , v), (x 1 , x 2 , . . . , x m )), where s, u, . . . , v are m independent random sequences and x 1 , x 2 , . . ., x m are N -bit real numbers. Consider a metric space (E, d) and a continuous function G F : E → E as
where σ(w) (w ∈ {s, u, · · · , v}) shifts one integer in the onesided infinite sequence w = (w 1 w 2 . . . w n . . .) to the left, and
As for function σ(w), one has
where k is a positive integer, and
Then, one can further get
where w ∈ {s, u, · · · , v}, k ∈ Z + and i(w) is equal to the overflow from the left shifting of the sequence w. In other words, some bits are randomly updated by F 1 in each updating iteration, which are determined by i(s). Similarly, i(u) determines the specific bits which are updated by F 2 , and i(v) determines the specific bits that are updated by F m . The relation among m-dimensional digital domain system, m random sequences and m-dimensional digital chaotic system is shown in Fig. 1 . Note that true random sequences usually cannot be obtained via digital simulation [35] , [36] . But the input m random sequences can be generated by true random number generator (TRNG) based on digital circuit artifacts, such as metastable circuits [37] , and digital oscillator rings [38] .
, and
, · · · , x k+1 m )) ∈ E denote the k-th and (k + 1)-th iteration, respectively.
With the above notations, HDDCS can be defined as
where k = 0, 1, 2, 3, . . .. 
denote another one-sided infinite random sequences. Then, we introduce the distance d in the metric space (E, d) as
. . , x m ,x m are binary forms of real numbers with N -bit finite precision, and
B. Comparative study of RDCS, IDCS, CBDS, and HDDCS
The proposed system HDDCS is briefly compared with RDCS, IDCS in [32] and CBDS in [34] , in Table I . More detailed differences are summarized below:
• The adopted implementation environment of RDCS is an infinite precision. However, IDCS, CBDS, and HDDCS 
are implemented in finite precision, they are suitable for digital computers or other digital devices.
• RDCS present the finite integer part and infinite fractional part of a real number as follows: 
. Furthermore, in HDDCS, the range of the input data are extended to digital domain of finite integer part and finite fractional part as • Both IDCS and CBDS deal with 1-D chaotic systems.
In contrast, HDDCS extends the system to any finite dimension.
• Compared to RDCS, IDCS, CBDS and HDDCS need external inputs.
• The main features of discrete-time RDCS is that all the bits in x n−1 will be updated by iteration function F at each iteration operation. Likewise, all the bits in x n are updated by iteration function F at each iteration operation. But only one bit of x n in IDCS is updated by iteration function F at each iteration operation. CBDS uses multiple random bitwise operations instead of only one in IDCS. HDDCS are similar to CBDS but can work in higher-dimension.
C. Network analysis of the state space of HDDCS
Given a digital chaotic system, a state and its interval is mapped to another one. Considering each state or interval as a node (vertice), and the mapping relation as a directed edge (link), state network of the chaotic system can be build up. As shown in [39] , [40] , the associated state network can demonstrate some dynamical properties of digital chaotic systems that can not be observed by the previous analytic methods. For the directed graph of G F in HDDCS, all the possible combinations of (x 1 , x 2 , . . . , x m ) are the nodes, and there is a directed edge from node (
We found that the state network of HDDCS must be strongly connected, namely every node is reachable from any another one.
In the following, we use 2D-DCS with N = 2 (P = 2, Q = 0) to illustrate the property on connectivity. For example, consider a 2-D digital system uncontrolled by random sequences, as
where ⊕ denotes the bitwise XOR. (8) .
The concrete state transition is shown in Table II , and the corresponding state transition diagram is shown in Fig. 2 . According to Eq. (6), Eq. (7), and Eq. (8), one can obtain the iterative form of G F (E) x,y as
where s = s 1 s 2 s 3 . . . and u = u 1 u 2 u 3 . . . are two random sequences generated by TRNG.
According to Eq. (9), the concrete state transition of G F (E) x,y is shown in Table III , and the corresponding state network is shown in Fig. 3 , which is a strongly connected network. In the next section, we will prove that HDDCS satisfies the Devaney's definition of chaos if the state network of its G F is strongly connected.
III. CHAOTIC PERFORMANCE OF HDDCS
In this section, we prove that the map of HDDCS satisfies Devaney's definition of chaos, i.e., its periodic points are dense in its definitional domain and it is transitive [41] .
A. Dense periodic points of HDDCS
To prove the existence of a dense set of periodic points and the transitivity property of the discrete dynamical system defined previously, the following lemma is firstly proven. Proof: If w i =ŵ i for i = 1, 2, . . . , n , then Proof: For any given ε ∈ (0, 1) and a periodic point ((s,ũ, . . . ,ṽ)(x 1 ,x 2 , . . . ,x m )) ∈ E, let us try to prove that the dense periodic points in (E, d) can always be found in the neighborhood of distance ε of any point ((ŝ,û, . . . ,v), (x 1 ,x 2 , . . . ,x m )) ∈ E as d (((s,ũ, . . . ,ṽ), (x 1 ,x 2 , . . . ,x m )), ((ŝ,û, . . . ,v), (x 1 ,x 2 , . . . ,x m ))) < ε.
Without loss of generality, we assume that the general form of ((ŝ,û, . . . ,v) , Given ε < 2 −Q , if point (x 1 ,x 2 , . . . ,x m ) and (x 1 ,x 2 , . . . ,x m ) do not coincide in the m-dimensional space, we can obtain (x 1 ,x 2 , . . . ,x m ) = (x 1 ,x 2 , . . . ,x m ) such that
Then, one has
((s,ũ, . . . ,ṽ), (x 1 ,x 2 , . . . ,x m ))) ≥ ε. 
< ε can always be found. For instance, to make m × 2 −N k0 < ε hold, the value of k 0 can be set as k 0 = (log 2 m − log 2 ε)/N + 1.
After k 0 -th iteration, one has (G k0 F ((s,ũ, . . . ,ṽ), (x 1 ,x 2 , . . . ,x m ))) x1,x2,...,xm = (x 1 ,x 2 , . . . ,x m ).
The above equation shows that HDDCS starts from (x 1 ,x 2 , . . . ,x m ), then returns back to it after k 0 iterations. This means that a periodic point (x 1 ,x 2 , . . . ,x m ) is found out:
which satisfies 
If after k 0 -th iteration, one get
Because G F is strongly connected, there is at least one path from the state (x 1 , x 2 , . . . , x m ) to the state (x 1 ,x 2 , . . . ,x m ), after another iteration of i 0 times, where i 0 is equal to the number of edges in the connected path between the state (x 1 , x 2 , . . . , x m ) and the state (x 1 ,x 2 , . . . ,x m ). By making the equation 
In summary, the periodic points of G F are dense in metric space (E, d), as shown in Fig. 4 . ((s , u , . . . , v ), (x 1 , x 2 , . . . , x m )) ∈ U ⊆ E denote the center of U , which can be represented as
The center of U , ((s , u , . . . , v ), (x 1 , x 2 , . . . , x m )) can also be presented as ((s,ũ, . . . ,ṽ), (x 1 ,x 2 , . . . ,x m ) ∈ U ⊆ E.
If the sphere radius of U , r , is less than 2 −Q and points (x 1 , x 2 , . . . , x m ) and (x 1 ,x 2 , . . . ,x m ) do not coincide in the m-dimensional space, one has
and (x 1 ,x 2 , . . . ,x m ) = (x 1 , x 2 , . . . , x m ). So, to satisfy
we must set
If the first k 0 elements of s ands are the same, then d s (s ,s) < 2 −N k0 . From Lemma 1, the similar results can be obtained when the first k 0 elements of u , . . . , v andũ, . . . ,ṽ are the same and
< r can always be found. For instance, to satisfy m × 2 −N k0 < r , the value of k 0 can set as k 0 = (log 2 m − log 2 r )/N + 1.
If after the k 0 -th iteration, equality
exists, then n 0 = k 0 is found, and
If after the k 0 -th iteration, inequality
. . ,x m ))) x1,x2,...,xm = (x 1 , x 2 , . . . , x m ). Because G F is strongly connected, there is at least one path from the state (x 1 , x 2 , . . . , x m ) to the state (x 1 , x 2 , . . . , x m ) after other i 0 iterations. As
hold, n 0 = k o + i 0 is found, and
So, one has
In summary, G F is transitive in the metric space (E, d).
If a dynamical system on a metric space is transitive and has dense periodic points, then it has sensitive dependence on initial conditions [41] . In other words, if the state network of HDDCS is strongly connected, we can prove that it is chaotic in the sense of Devaney's definition of chaos.
IV. LYAPUNOV EXPONENTS OF A CLASS OF HDDCS
In this section, the Lyapunov exponents of HDDCS with N = P (Q = 0) are estimated.
A. The general expression of equivalent decimal for G F Set the binary form of m-dimensional array of N -bit integers as
where x i,j ∈ {0, 1} (i = 1, 2, . . . , m; j = N −1, N −2, . . . , 0). The general form of corresponding decimal integer is obtained as
Random number of m sequences is expressed in corresponding decimal fraction as
where 2 −N k (k = 1, 2, . . .) denote weights. According to Eq. (10) and (11) added together, the general form of the corresponding decimal number is obtained as
According to the chaos generation strategy controlled by random sequences, the general form of m-Dimensional digital discrete-time iterative equation can be presented as
where X = (X 1 , X 2 , . . . , X m ) and
Separately shifts one value in each one-sided infinite se-
, the first value turn into s 2 , u 2 , . . ., v 2 individually, the corresponding weight is 2 −N . So, general form of the corresponding decimal fraction after shifting one value in every one-sided infinite sequences is
Adding Eq. (12) and (13) together, one can obtain the general form of the corresponding decimal number,
after randomly updating multiple random bits and shifting one value in every one-sided infinite sequences.
B. The mathematical expression for
∂gi(y1,y2,...,ym) ∂yj
, the part of decimal integer is not changed that ∆X 1 = ∆X 2 = · · · = ∆X m = 0. Furthermore, the first decimals of the m sequences are the same, so
From the definition of partial derivative, one has
Similarly, one can get
On the other side, one has
So, the corresponding Jacobian matrix, diagonal matrix
C. Estimating the Lyapunov exponents
Let µ k (Φ T n · Φ n ) denote the k-th characteristic value of matrix (Φ T n · Φ n ), the Lyapunov exponent of the specific HDDCS can be estimated as
where Φ n = J n and k = 1, . . . , m [42] .
V. FPGA-BASED REAL-TIME APPLICATION OF 3D-DCS
In this section, we first give the design and implementation of an FPGA-based generator for 3D-DCS. Then, a RGB color image encryption method based on 3D-DCS is presented. We split the RGB color image into its three R, G, B components, and use the 3D-DCS to scramble the pixel values of the three components R, G, B. Finally, a systematic methodology for FPGA platform-based implementation of the above method is proposed.
A. Design of 3D-DCS in FPGA
To utilize the power of FPGA, the computation needs to be divided in several independent blocks of threads that can be executed simultaneously. The performance on FPGA is directly related to the number of threads and that of logistical elements used during processing, its performances decrease when number of branching instructions (moves like while, if, etc.) increases. Following these rules, it is possible to build a Verilog-HDL program of the 3D-DCS algorithm [43] .
A concrete example is provided to illustrate the 3D-DCS algorithm. Here, we use 3D-DCS with N = 32 (P = 32, Q = 0). For example, a 3-D digital system controlled by random sequences is considered:
where
gives the largest integer less than or equal to m n , and << represents the left bit shift. According to Eq. (6), Eq. (7) and Eq. (14), one can obtain the iterative form of [44] is adopted here. It was found that the three channels of the outputs of 3D-DCS all can pass the NIST randomness test suite given in [45] . Meanwhile, the correlations among the three channels of the outputs and their auto-correlation strengths are all very low. Figure 5 depicts the circuit structure of 3D-DCS. First of all, according to [38] , three different types of oscillator rings TRNGs named as Oscillator Rings1:inst1, Oscillator Rings2:inst2 and Oscillator Rings3:inst3 blocks shown in Fig. 5 , are applied as the external control inputs s, u, and v. Then, the block 3D-DCS processing:inst4 is constructed by using Eq. (15) . At last, the states of oscillator rings TRNGs and 3D-DCS processing:inst4 are updated in the feedback block controlled by clock signal, and it executes in clock positive edge. The frequency of input clock decides the speed of the 3D-DCS processing. In our experiments, the input clock is set as 50MHz. Then, ModelSim Altera is used to obtain x n = out1, y n = out2 and z n = out3, which are used for RGB image encryption and decryption processing.
B. Design of the FPGA-based hardware system for image encryption and decryption Figure 6 shows the block diagram for FPGA-based hardware system of image encryption by 3D-DCS, where the function As shown in Fig. 6 , the hardware system at the transmitter side consists of five parts: picture RAM, 3D-DCS, VGA display controller, monitor 1, and RGB encryption module. The picture is encrypted at the transmitter side and then transmitted through the public channel to the receiver. The receiver, for its part, contains four components: monitor 2, VGA display controller, RGB decryption module, 3D-DCS.
The corresponding hardware implementation platform is shown in Fig. 7 , two same models of Altera DE2 FPGA development board were used. The working principle of the hardware system is expressed as follows. In Fig. 7(a) , the picture is previously stored in the Altera DE2's RAM (Random Access Memory), namely Picture RAM in Fig. 6 . When the system is turned on, the picture is sent in two ways: one is delivered to VGA display controller, it collects the RGB (Red, Green, and Blue) information of every pixel from the picture, then transmits them to monitor for display; the other way is sent to RGB encryption module, the RGB elements of each pixel are encrypted by operating XOR with the output stream of 3D-DCS, respectively. This needs three different types of oscillator rings as external input sources. In addition, the control signal of states for three oscillator rings at the sender are also delivered through the public channel to synchronize the ones of 3D-DCS at the receiver.
In Fig. 7(b) , the received encrypted RGB objects are decrypted. Since the states of the 3D-DCS synchronize with the ones at the transmitter side, the RGB values of the picture could be recovered by executing XOR separately with the states at three dimensions of 3D-DCS. The RGB pixels are finally sent to VGA controller and displayed on the monitor. 
C. FPGA-based implementation result for image encryption and decryption
In the experiment, an image of 640 × 480 resolution is previously stored in Altera DE2 board's RAM. The image encryption system based on 3D-DCS is implemented with this image. As shown in Fig. 6 , only when the states of 3D-DCS between the transmitter and receiver are exactly matched, then the original image can be correctly decrypted, otherwise it cannot be recovered. The experimental FPGAbased implementation results are shown in Figs. 7(c) and (d).
VI. CONCLUSION
To solve the degradation of chaotic dynamical properties caused by limitation of finite-precision presentation and quantization, this paper developed a novel higher dimensional digital chaotic system (HDDCS), utilizing the chaos generation strategy controlled by random sequences. It is proved that HDDCS satisfies the Devaneys definition of chaos. Finally, FPGA-based implementation of image cryptography algorithm with 3D-DCS is detailed, confirming the feasibility and applicability. This work provides perfect solution to dynamical degradation of digital chaos and may further promote application of chaos in digital world.
